Datasheet4U Logo Datasheet4U.com

CY7C25682KV18 - 72-Mbit DDR II+ SRAM Two-Word Burst Architecture

Features

  • 72-Mbit density (4M × 18, 2M × 36).
  • 550 MHz clock for high bandwidth.
  • Two-word burst for reducing address bus frequency.
  • Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz.
  • Available in 2.5 clock cycle latency.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Echo Clocks (CQ and CQ) simplify data capture in high speed systems.
  • Data valid pin (QVLD) to indicate valid data on the output.
  • On-d.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C225 512 x 8 Registered PROM Cypress
CY7C277 32K x 8 Reprogrammable Registered PROM Cypress
CY7C008 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C008V 3.3V 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C009 64K/128K x 8/9 Dual-Port Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C2561KV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C2562XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C25632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C2563KV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C2563XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7C25682KV18 CY7C25702KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features ■ 72-Mbit density (4M × 18, 2M × 36) ■ 550 MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency ■ Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz ■ Available in 2.
Published: |