Datasheet4U Logo Datasheet4U.com

CY7C374I - 128-Macrocell Flash CPLD

Datasheet Summary

Description

The CY7C374i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the FLASH370i™ family of high-density, high-speed CPLDs.

Features

  • 128 macrocells in eight logic blocks 64 I/O pins 5 dedicated inputs including 4 clock pins In-System Reprogrammable™ (ISR™) Flash technology.
  • JTAG interface.
  • Bus Hold capabilities on all I/Os and dedicated inputs.
  • No hidden delays.
  • High speed.
  • fMAX = 125 MHz.
  • tPD = 10 ns.
  • tS = 5.5 ns.
  • tCO = 6.5 ns Fully PCI compliant 3.3V or 5.0V I/O operation Av.

📥 Download Datasheet

Datasheet preview – CY7C374I

Datasheet Details

Part number CY7C374I
Manufacturer Cypress Semiconductor
File Size 416.10 KB
Description 128-Macrocell Flash CPLD
Datasheet download datasheet CY7C374I Datasheet
Additional preview pages of the CY7C374I datasheet.

📁 Similar Datasheet

  • CY7C325 - Timing Control Unit (Cypress)
  • CY7C340 - Multiple Array Matrix High-Density EPLDs (Cypress)
  • CY7C342 - 128-Macrocell MAX EPLDs (Cypress)
  • CY7C342B - 128-Macrocell MAX EPLDs (Cypress)
  • CY7C343 - 64-Macrocell MAX EPLD (Cypress)
  • CY7C343B - 64-Macrocell MAX EPLD (Cypress)
  • CY7C345 - 128-Macrocell MAX EPLDs (Cypress)
  • CY7C008 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C008V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C009 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C374 - 128-Macrocell Flash CPLD
  • CY7C371 - 32-Macrocell Flash CPLD
  • CY7C371I - UltraLogic 32-Macrocell Flash CPLD
  • CY7C372I - UltraLogic 64-Macrocell Flash CPLD
  • CY7C375 - 128-Macrocell Flash CPLD
  • CY7C375I - UltraLogic 128-Macrocell Flash CPLD
  • CY7C331 - Asynchronous Registered EPLD
  • CY7C335 - Universal Synchronous EPLD

Full PDF Text Transcription

Click to expand full text
74i CY7C374i UltraLogic™ 128-Macrocell Flash CPLD Features • • • • 128 macrocells in eight logic blocks 64 I/O pins 5 dedicated inputs including 4 clock pins In-System Reprogrammable™ (ISR™) Flash technology — JTAG interface • Bus Hold capabilities on all I/Os and dedicated inputs • No hidden delays • High speed — fMAX = 125 MHz — tPD = 10 ns — tS = 5.5 ns • • • • — tCO = 6.5 ns Fully PCI compliant 3.3V or 5.0V I/O operation Available in 84-pin PLCC, 84-pin CLCC, and 100-pin TQFP packages Pin compatible with the CY7C373i Functional Description The CY7C374i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the FLASH370i™ family of high-density, high-speed CPLDs.
Published: |