Datasheet4U Logo Datasheet4U.com

CY7C375I - UltraLogic 128-Macrocell Flash CPLD

Datasheet Summary

Description

The CY7C375i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the FLASH370i™ family of high-density, high-speed CPLDs.

Features

  • 128 macrocells in eight logic blocks.
  • 128 I/O pins.
  • Five dedicated inputs including 4 clock pins.
  • In-System Reprogrammable (ISR™) Flash technology.
  • JTAG Interface.
  • Bus Hold capabilities on all I/Os and dedicated inputs.
  • No hidden delays.
  • High speed.
  • fMAX = 125 MHz.
  • tPD = 10 ns.
  • tS = 5.5 ns.
  • tCO = 6.5 ns.
  • Fully PCI compliant.
  • 3.3V or 5.0V I/O operation.
  • Available.

📥 Download Datasheet

Datasheet preview – CY7C375I

Datasheet Details

Part number CY7C375I
Manufacturer Cypress Semiconductor
File Size 431.42 KB
Description UltraLogic 128-Macrocell Flash CPLD
Datasheet download datasheet CY7C375I Datasheet
Additional preview pages of the CY7C375I datasheet.

📁 Similar Datasheet

  • CY7C325 - Timing Control Unit (Cypress)
  • CY7C340 - Multiple Array Matrix High-Density EPLDs (Cypress)
  • CY7C342 - 128-Macrocell MAX EPLDs (Cypress)
  • CY7C342B - 128-Macrocell MAX EPLDs (Cypress)
  • CY7C343 - 64-Macrocell MAX EPLD (Cypress)
  • CY7C343B - 64-Macrocell MAX EPLD (Cypress)
  • CY7C345 - 128-Macrocell MAX EPLDs (Cypress)
  • CY7C008 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C008V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C009 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C375 - 128-Macrocell Flash CPLD
  • CY7C371 - 32-Macrocell Flash CPLD
  • CY7C371I - UltraLogic 32-Macrocell Flash CPLD
  • CY7C372I - UltraLogic 64-Macrocell Flash CPLD
  • CY7C374 - 128-Macrocell Flash CPLD
  • CY7C374I - 128-Macrocell Flash CPLD
  • CY7C331 - Asynchronous Registered EPLD
  • CY7C335 - Universal Synchronous EPLD

Full PDF Text Transcription

Click to expand full text
USE ULTRA37000™ FOR ALL NEW DESIGNS CY7C375i UltraLogic™ 128-Macrocell Flash CPLD Features • 128 macrocells in eight logic blocks • 128 I/O pins • Five dedicated inputs including 4 clock pins • In-System Reprogrammable (ISR™) Flash technology — JTAG Interface • Bus Hold capabilities on all I/Os and dedicated inputs • No hidden delays • High speed — fMAX = 125 MHz — tPD = 10 ns — tS = 5.5 ns — tCO = 6.5 ns • Fully PCI compliant • 3.3V or 5.0V I/O operation • Available in 160-pin TQFP, CQFP, and PGA packages Functional Description The CY7C375i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the FLASH370i™ family of high-density, high-speed CPLDs.
Published: |