74AUP2G32 - DUAL OR GATE

Product Overview

Diodes

Datasheet Details

Part number	74AUP2G32
Manufacturer	DIODES
File Size	241.00 KB
Description	DUAL OR GATE
Datasheet	74AUP2G32 Datasheet
Additional preview pages of the 74AUP2G32 datasheet.

Product details

Description

Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.The 74AUP2G32 is a dual two input OR gate.Both gates have pushpull outputs designed for operation over a power supply range of 0.8V to 3.6V.The device is fully specified for partial power down applications using IOFF.The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down.Each gate performs the

Features

Advanced Ultra Low Power (AUP) CMOS.
Supply Voltage Range from 0.8V to 3.6V.
±4mA Output Drive at 3.0V.
Low Static Power Consumption ICC < 0.9µA.
Low Dynamic Power Consumption CPD = 6 pF (Typical at 3.6V).
Schmitt Trigger Action at all inputs makes the circuit tolerant for slower input rise and fall time. The hysteresis is typically 250 mV.

📁 Similar Datasheet

74AUP2G32 - Low-power Dual 2-input OR Gate (NXP)
74AUP2G32 - Low-power dual 2-input OR gate (nexperia)
74AUP2G34 - Low-power dual buffer (NXP)
74AUP2G34 - Low-power dual buffer (nexperia)
74AUP2G3404 - Low-power buffer and inverter (nexperia)
74AUP2G3407 - Low-power single buffer (nexperia)
74AUP2G38 - Low Power Dual 2-Input NAND Gate (NXP)
74AUP2G38 - Low-power dual 2-input NAND gate (nexperia)

Other Datasheets by Diodes

74AUP2G34 - DUAL BUFFERS
74AUP2G3404 - BUFFER AND INVERTER
74AUP2G00 - DUAL NAND GATE
74AUP2G02 - DUAL NOR GATE
74AUP2G04 - DUAL INVERTERS
74AUP2G06 - DUAL INVERTERS

Published: Oct 26, 2016 |