Datasheet4U.com

74AUP2G32 - Low-power Dual 2-input OR Gate

Product Overview

NXP

📥 Download Datasheet

74AUP2G32 Low-power Dual 2-input OR Gate by NXP - Datasheet Preview — Datasheet preview – 74AUP2G32

Datasheet Details

Part number	74AUP2G32
Manufacturer	NXP
File Size	170.16 KB
Description	Low-power Dual 2-input OR Gate
Datasheet	74AUP2G32 Datasheet
Additional preview pages of the 74AUP2G32 datasheet.

Product details

Description

The 74AUP2G32 provides dual 2-input OR function.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
High noise immunity.
Complies with JEDEC standards:.
JESD8-12 (0.8 V to 1.3 V).
JESD8-11 (0.9 V to 1.65 V).
JESD8-7 (1.2 V to 1.95 V).
JESD8-5 (1.8 V to 2.7 V).
JESD8-B (2.7 V to 3.6 V).
ESD protection:.
HBM JESD22-A114F Class 3A exceeds 5 000 V.
MM JESD22-A115-A e.

📁 Similar Datasheet

74AUP2G32 - DUAL OR GATE (Diodes)
74AUP2G32 - Low-power dual 2-input OR gate (nexperia)
74AUP2G34 - DUAL BUFFERS (Diodes)
74AUP2G34 - Low-power dual buffer (nexperia)
74AUP2G3404 - BUFFER AND INVERTER (Diodes)
74AUP2G3404 - Low-power buffer and inverter (nexperia)
74AUP2G3407 - Low-power single buffer (nexperia)
74AUP2G38 - Low-power dual 2-input NAND gate (nexperia)

Other Datasheets by NXP

74AUP2G34 - Low-power dual buffer
74AUP2G38 - Low Power Dual 2-Input NAND Gate
74AUP2G00 - Low-power dual 2-input NAND gate
74AUP2G02 - Low-power Dual 2-input NOR Gate
74AUP2G04 - Low-power dual inverter
74AUP2G08 - Low Power Dual 2-Input AND Gate

Published: Aug 31, 2009 |