Datasheet4U Logo Datasheet4U.com

74HC138 - 3 TO 8 LINE DECODER DEMULTIPLEXER

General Description

The 74HC138 is a high speed CMOS device.

The device accepts a three bit binary weighted address on input pins A0, A1 and A2 and when enabled will produce one active low output with the remaing seven being high.

There are two active LOW enable inputs E1 and E2, and one active HIGH enable input E3.

Key Features

  • Wide Supply Voltage Range from 2.0V to 6.0V.
  • Sinks or sources 8 mA at VCC = 4.5V.
  • CMOS low power consumption.
  • Schmitt Trigger Action at All Inputs.
  • Inputs Accept up to 6.0V.
  • ESD Protection Tested per JESD 22.
  • Exceeds 200-V Machine Model (A115-A).
  • Exceeds 2000-V Human Body Model (A114-A).
  • Exceeds 1000-V Charged Device Model (C101C).
  • Latch-Up Exceeds 100mA per JESD 78D, Class II.
  • Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2).
  • Ha.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC138 3-to-8 line decoder/demultiplexer nexperia
74HC138 3-Line To 8-Line Decoders/Demultiplexers Texas Instruments
74HC138 3-to-8 line decoder/demultiplexer NXP
74HC138-Q100 3-to-8 line decoder/demultiplexer nexperia
74HC138A 1-OF-8 DECODER / DEMULTIPLEXER Motorola

Other Datasheets by Diodes Incorporated

Part Number Description
74HC138S16 3 TO 8 LINE DECODER DEMULTIPLEXER
74HC138T16 3 TO 8 LINE DECODER DEMULTIPLEXER
74HC125 QUADRUPLE 3-STATE BUFFERS
74HC125S14 QUADRUPLE 3-STATE BUFFERS
74HC125T14 QUADRUPLE 3-STATE BUFFERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC138 3 TO 8 LINE DECODER DEMULTIPLEXER Description The 74HC138 is a high speed CMOS device. The device accepts a three bit binary weighted address on input pins A0, A1 and A2 and when enabled will produce one active low output with the remaing seven being high. There are two active LOW enable inputs E1 and E2, and one active HIGH enable input E3. The disabled device state results in all outputs being high. The enable state occurs with E1 and E2 asserted low and E3 asserted high. The multiple enable lines allow for the parallel expansion of decoders to create 4-to-16 line versions with no additional parts and 5-to-32 versions with the addition of a single inverter. Pin Assignments Features  Wide Supply Voltage Range from 2.0V to 6.0V  Sinks or sources 8 mA at VCC = 4.