M15F5121632A - DDR3 SDRAM

Datasheet Summary

The 512Mb Double-Data-Rate-3 (DDR3) DRAM is double data rate architecture to achieve high-speed operation.

It is internally configured as an eight-bank DRAM.

The 512Mb chip is organized as 4Mbit x 16 I/Os x 8 bank devices.

and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a differential DQS pair in a source synchronous fashion. These devices operate with a single 1.5V ± 0.075V power supply and are available in BGA packages. DDR3 SDRAM Addressing Configuration 32Mb x 16 # of Bank 8 Bank Address BA0.
BA2 Auto precharg.

ESMT

Part number	M15F5121632A
Manufacturer	ESMT
File Size	6.39 MB
Description	DDR3 SDRAM
Datasheet	M15F5121632A Datasheet
Additional preview pages of the M15F5121632A datasheet.

Other Datasheets by ESMT

Click to expand full text

ESMT DDR3 SDRAM (Preliminary) Feature Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.

Published: Sep 20, 2018 |