Datasheet4U Logo Datasheet4U.com

M52D256328A - Mobile Synchronous DRAM

Description

The M52D256328A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 32 bits.

Features

  • 1.8V power supply.
  • LVCMOS compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs - CAS Latency (3) - Burst Length (1, 2, 4, 8 & full page) - Burst Type (Sequential & Interleave).
  • EMRS cycle with address.
  • All inputs are sampled at the positive going edge of the system clock.
  • Special function support - PASR (Partial Array Self Refresh) - TCSR (Temperature Compensated Self Refresh) - DS (Driver Strength).
  • DQM for maski.

📥 Download Datasheet

Datasheet Details

Part number M52D256328A
Manufacturer ESMT
File Size 747.55 KB
Description Mobile Synchronous DRAM
Datasheet download datasheet M52D256328A Datasheet

Full PDF Text Transcription

Click to expand full text
ESMT Mobile SDRAM FEATURES  1.8V power supply  LVCMOS compatible with multiplexed address  Four banks operation  MRS cycle with address key programs - CAS Latency (3) - Burst Length (1, 2, 4, 8 & full page) - Burst Type (Sequential & Interleave)  EMRS cycle with address  All inputs are sampled at the positive going edge of the system clock  Special function support - PASR (Partial Array Self Refresh) - TCSR (Temperature Compensated Self Refresh) - DS (Driver Strength)  DQM for masking  Auto & self refresh  64ms refresh period (4K cycle) M52D256328A (2F) 2M x 32 Bit x 4 Banks Mobile Synchronous DRAM ORDERING INFORMATION Product ID Max Freq.
Published: |