Download M53D2561616A Datasheet PDF
M53D2561616A page 2
Page 2
M53D2561616A page 3
Page 3

M53D2561616A Description

ESMT Mobile DDR.

M53D2561616A Key Features

  • JEDEC Standard
  • Internal pipelined double-data-rate architecture, two data
  • Bi-directional data strobe (DQS)
  • No DLL; CLK to DQS is not synchronized
  • Differential clock inputs (CLK and CLK )
  • Four bank operation
  • CAS Latency : 3
  • Burst Type : Sequential and Interleave
  • Burst Length : 2, 4, 8, 16
  • Special function support