Datasheet4U Logo Datasheet4U.com

M53D256328A Datasheet 2M x 32 Bit x 4 Banks LPDDR SDRAM

Manufacturer: ESMT (Elite Semiconductor Microelectronics Technology)

Overview

ESMT LPDDR SDRAM.

Key Features

  • JEDEC Standard.
  • Internal pipelined double-data-rate architecture, two data access per clock cycle.
  • Bi-directional data strobe (DQS).
  • No DLL; CLK to DQS is not synchronized.
  • Differential clock inputs (CLK and CLK ).
  • Four bank operation.
  • CAS Latency : 3.
  • Burst Type : Sequential and Interleave.
  • Burst Length : 2, 4, 8, 16.
  • Special function support - PASR (Partial Array Self Refresh) - Internal TCSR (Temperature Compensated Self Refresh) - DS (Drive.