Datasheet4U Logo Datasheet4U.com

EM488M3244LBB - 256Mb Synchronous DRAM

Description

The EM488M3244LBB is Synchronous Dynamic Random Access Memory (SDRAM) organized as 2Meg words x 4 banks by 32 bits.

Features

  • Fully Synchronous to Positive Clock Edge.
  • Single 1.8V ±0.1V Power Supply.
  • LVCMOS Compatible with Multiplexed Address.
  • Programmable Burst Length (B/L) - 1, 2, 4, 8 or Full Page.
  • Programmable CAS Latency (C/L) - 2 or 3.
  • Data Mask (DQM) for Read / Write Masking.
  • Programmable Wrap Sequence.
  • Sequential (B/L = 1/2/4/8/full Page).
  • Interleave (B/L = 1/2/4/8).
  • Burst Read with Single-bit Write Operation.
  • De.

📥 Download Datasheet

Datasheet Details

Part number EM488M3244LBB
Manufacturer Eorex
File Size 315.89 KB
Description 256Mb Synchronous DRAM
Datasheet download datasheet EM488M3244LBB Datasheet
Other Datasheets by Eorex

Full PDF Text Transcription

Click to expand full text
eorex Preliminary EM488M3244LBB 256Mb (2M×4Bank×32) Synchronous DRAM Features • Fully Synchronous to Positive Clock Edge • Single 1.8V ±0.1V Power Supply • LVCMOS Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8 or Full Page • Programmable CAS Latency (C/L) - 2 or 3 • Data Mask (DQM) for Read / Write Masking • Programmable Wrap Sequence – Sequential (B/L = 1/2/4/8/full Page) – Interleave (B/L = 1/2/4/8) • Burst Read with Single-bit Write Operation • Deep Power Down Mode. • Auto Refresh and Self Refresh • Special Function Support. – PASR (Partial Array Self Refresh) – Auto TCSR (Temperature Compensated Self Refresh) • Programmable Driver Strength Control – Full Strength or 1/2, 1/4 of Full Strength • 4,096 Refresh Cycles / 64ms (15.
Published: |