MBM29SL160TD Datasheet PDF (16M (2M x 8/1M x 16) BIT) | Download Fujitsu Media Devices MBM29SL160TD

MBM29SL160TD - 16M (2M x 8/1M x 16) BIT

Description

The MBM29SL160TD/BD are a 16M-bit, 1.8 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words of 16 bits each.

The MBM29SL160TD/BD are offered in a 48-pin TSOP(I) and 48-ball FBGA Package.

These devices are designed to be programmed in-system with the standard system 1.8 V VCC supply.

Features

Single 1.8 V read, program, and erase Minimizes system level power requirements.
Compatible with JEDEC-standard commands Uses same software commands as E2PROMs.
Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP(I) (Package suffix: PFTN.
Normal Bend Type, PFTR.
Reversed Bend Type) 48-ball FBGA (Package suffix: PBT).
Minimum 100,000 program/erase cycles.
High performance 100 ns maximum access time.
Sector erase ar.

Datasheet Details

Part number	MBM29SL160TD
Manufacturer	Fujitsu Media Devices
File Size	715.90 KB
Description	16M (2M x 8/1M x 16) BIT
Datasheet	MBM29SL160TD Datasheet
Additional preview pages of the MBM29SL160TD datasheet.

📁 Similar Datasheet

MBM29SL160TD-10 - 16M (2M x 8/1M x 16) BIT FLASH MEMORY (Fujitsu)

MBM29SL160TD-12 - 16M (2M x 8/1M x 16) BIT FLASH MEMORY (Fujitsu)

MBM29SL160BD-10 - 16M (2M x 8/1M x 16) BIT FLASH MEMORY (Fujitsu)

MBM29SL160BD-12 - 16M (2M x 8/1M x 16) BIT FLASH MEMORY (Fujitsu)

MBM29SL800BD-10 - FLASH MEMORY 8M (1M x 8/512K x 16) BIT (Fujitsu)

MBM29SL800BD-12 - FLASH MEMORY 8M (1M x 8/512K x 16) BIT (Fujitsu)

MBM29SL800BE-10 - FLASH MEMORY 8M (1M x 8/512K x 16) BIT (Fujitsu)

MBM29SL800BE-90 - FLASH MEMORY 8M (1M x 8/512K x 16) BIT (Fujitsu)

MBM29SL800TD-10 - FLASH MEMORY 8M (1M x 8/512K x 16) BIT (Fujitsu)

MBM29SL800TD-12 - FLASH MEMORY 8M (1M x 8/512K x 16) BIT (Fujitsu)

Full PDF Text Transcription

Click to expand full text

FUJITSU SEMICONDUCTOR DATA SHEET DS05-20877-1E FLASH MEMORY CMOS 16M (2M × 8/1M × 16) BIT MBM29SL160TD-10/-12/MBM29SL160BD-10/-12 s FEATURES • Single 1.8 V read, program, and erase Minimizes system level power requirements • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs • Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 48-ball FBGA (Package suffix: PBT) • Minimum 100,000 program/erase cycles • High performance 100 ns maximum access time • Sector erase architecture Eight 4K word and thirty one 32K word sectors in word mode Eight 8K byte and thirty one 64K byte sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase.

Published: Oct 2, 2005 |