HY5DU121622CTP Datasheet PDF (512 Mb GDDR SDRAM) | Download Hynix Semiconductor HY5DU121622CTP

HY5DU121622CTP - 512 Mb GDDR SDRAM

Description

and is subject to change without notice.

Hynix Semiconductor does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Features

VDD, VDDQ = 2.5V +/- 0.1V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional data strobe (DQS) x16 device has two bytewide data strobes (UDQS, LDQS) per each x8 I/O Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ) On chip DLL ali.

Datasheet Details

Part number	HY5DU121622CTP
Manufacturer	Hynix Semiconductor
File Size	232.60 KB
Description	512 Mb GDDR SDRAM
Datasheet	HY5DU121622CTP Datasheet
Additional preview pages of the HY5DU121622CTP datasheet.

📁 Similar Datasheet

HY5DU281622 - 4 Banks x 2M x 16Bit Double Data Rate SDRAM (Hyundai)

HY5DU281622FTP - 128Mb DDR SDRAM (Hynix)

HY5DU281622LT-H - 4 Banks x 2M x 16Bit Double Data Rate SDRAM (Hyundai)

HY5DU281622LT-K - 4 Banks x 2M x 16Bit Double Data Rate SDRAM (Hyundai)

HY5DU281622LT-L - 4 Banks x 2M x 16Bit Double Data Rate SDRAM (Hyundai)

HY5DU281622T-H - 4 Banks x 2M x 16Bit Double Data Rate SDRAM (Hyundai)

HY5DU281622T-K - 4 Banks x 2M x 16Bit Double Data Rate SDRAM (Hyundai)

HY5DU281622T-L - 4 Banks x 2M x 16Bit Double Data Rate SDRAM (Hyundai)

HY5DU561622CTP - 256M gDDR SDRAM (Hynix)

HY5-P - Current Transducers HY 5 to 25-P (LEM)

Full PDF Text Transcription

Click to expand full text

HY5DU121622CTP 512Mb(32Mx16) GDDR SDRAM HY5DU121622CTP This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.3 / Apr. 2005 1 1HY5DU121622CTP Revision History Revision No. 0.1 0.2 0.3 History Initial Graphics Version Release Lead free Support & DC parameter change IDD Value change Draft Date Jan. 2005 Apr. 2005 Apr. 2005 Remark Rev. 0.3 / Apr. 2005 2 1HY5DU121622CTP Preliminary DESCRIPTION The HY5DU121622CTP is a 536,870,912-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth.

Published: Oct 1, 2005 |