Datasheet4U Logo Datasheet4U.com

9DBL0653 - 6-output 3.3V LP-HCSL Zero-Delay Buffer

This page provides the datasheet information for the 9DBL0653, a member of the 9DBL0643 6-output 3.3V LP-HCSL Zero-Delay Buffer family.

Datasheet Summary

Description

The 9DBL06x3 devices are 3.3V members of IDT's Full-Featured PCIe clock family.

They support PCIe Gen1-4 Common Clock (CC) architectures and also support NVLINK applications.

The 9DBL06x3 parts have a Loss of Signal (LOS) indicator to support fault-tolerant, high reliability systems.

Features

  • Loss Of Signal (LOS) open drain output.
  • 6.
  • 1-200 MHz Low-Power (LP) HCSL DIF pairs.
  • 9DBL0643 default Zout = 100Ω.
  • 9DBL0653 default Zout = 85Ω.
  • Easy AC-coupling to other logic families, see IDT.

📥 Download Datasheet

Datasheet preview – 9DBL0653

Datasheet Details

Part number 9DBL0653
Manufacturer IDT
File Size 321.02 KB
Description 6-output 3.3V LP-HCSL Zero-Delay Buffer
Datasheet download datasheet 9DBL0653 Datasheet
Additional preview pages of the 9DBL0653 datasheet.

📁 Similar Datasheet

  • 9DBL0651 - Zero-Delay/Fanout Buffer (Renesas)
  • 9DBL0651C - 2 to 8-Output 3.3V PCIe Zero-Delay/Fanout Buffers (Renesas)
  • 9DBL0641 - Zero-Delay/Fanout Buffer (Renesas)
  • 9DBL0641C - 2 to 8-Output 3.3V PCIe Zero-Delay/Fanout Buffers (Renesas)
  • 9DBL0242 - Zero-Delay/Fanout Buffer (Renesas)
  • 9DBL0242C - 2 to 8-Output 3.3V PCIe Zero-Delay/Fanout Buffers (Renesas)
  • 9DBL0252 - Zero-Delay/Fanout Buffer (Renesas)
  • 9DBL0252C - 2 to 8-Output 3.3V PCIe Zero-Delay/Fanout Buffers (Renesas)
  • 9DBL0255 - 2 and 4-Output 3.3V PCIe Gen1-5 Clock Fanout Buffers (Renesas)
  • 9DBL0442 - 3.3V PCIe Zero Delay Buffer (Renesas)
Other Datasheets by IDT
  • 9DBL0651 - 6-output 3.3V PCIe Zero-Delay Buffer
  • 9DBL06 - 6-output 3.3V PCIe Zero-Delay Buffer
  • 9DBL0641 - 6-output 3.3V PCIe Zero-Delay Buffer
  • 9DBL0643 - 6-output 3.3V LP-HCSL Zero-Delay Buffer
  • 9DBL02 - 2-output 3.3V PCIe Zero-Delay Buffer
  • 9DBL0242 - 2-output 3.3V PCIe Zero-Delay Buffer
  • 9DBL0243 - 2-Output 3.3V LP-HCSL Zero-Delay Buffer
  • 9DBL0252 - 2-output 3.3V PCIe Zero-Delay Buffer

Full PDF Text Transcription

Click to expand full text
6-output 3.3V LP-HCSL Zero-Delay Buffer with LOS Indicator 9DBL06x3 Datasheet General Description The 9DBL06x3 devices are 3.3V members of IDT's Full-Featured PCIe clock family. They support PCIe Gen1-4 Common Clock (CC) architectures and also support NVLINK applications. The 9DBL06x3 parts have a Loss of Signal (LOS) indicator to support fault-tolerant, high reliability systems. Recommended Application PCIe Gen1-4 and NVLINK clock distribution for Riser Cards, Storage, Networking, JBOD, Communications, Access Points Output Features ▪ Loss Of Signal (LOS) open drain output ▪ 6– 1-200 MHz Low-Power (LP) HCSL DIF pairs ▪ 9DBL0643 default Zout = 100Ω ▪ 9DBL0653 default Zout = 85Ω ▪ Easy AC-coupling to other logic families, see IDT application note AN-891.
Published: |