Datasheet4U Logo Datasheet4U.com

GAL20V8 - High Performance E2CMOS PLD Generic Array Logic

Datasheet Summary

Features

  • HIGH.

📥 Download Datasheet

Datasheet preview – GAL20V8

Datasheet Details

Part number GAL20V8
Manufacturer Lattice Semiconductor
File Size 569.30 KB
Description High Performance E2CMOS PLD Generic Array Logic
Datasheet download datasheet GAL20V8 Datasheet
Additional preview pages of the GAL20V8 datasheet.

📁 Similar Datasheet

  • GAL20V8A - Generic Array Logic (National Semiconductor)
  • GAL20V8A-10 - Generic Array Logic (National Semiconductor)
  • GAL20V8A-12 - Generic Array Logic (National Semiconductor)
  • GAL20V8A-15 - Generic Array Logic (National Semiconductor)
  • GAL20V8A-20 - Generic Array Logic (National Semiconductor)
  • GAL16V8-15LJ - CMOS Electrically Erasable Programmable Logic Device (ETC)
  • GAL16V8-25LP - CMOS Electrically Erasable Programmable Logic Device (ETC)
  • GAL16V8A-10 - Generic Array Logic (National Semiconductor)
  • GAL16V8A-12 - Generic Array Logic (National Semiconductor)
  • GAL16V8A-15 - Generic Array Logic (National Semiconductor)
Other Datasheets by Lattice Semiconductor
  • GAL20V8A - High Performance E2CMOS PLD Generic Array Logic
  • GAL20V8Z - Zero Power E2CMOS PLD
  • GAL20V8ZD - Zero Power E2CMOS PLD
  • GAL20VP8 - High-Speed E2CMOS PLD Generic Array Logic
  • GAL20LV8 - Low Voltage E2CMOS PLD Generic Array Logic
  • GAL20LV8ZD - Low Voltage/ Zero Power E2CMOS PLD Generic Array Logic
  • GAL20RA10 - High-Speed Asynchronous E2CMOS PLD Generic Array Logic
  • GAL20XV10 - High-Speed E2CMOS PLD Generic Array Logic

Full PDF Text Transcription

Click to expand full text
LePAOaavpdact-kiliFaaorgbneelsee! GAL20V8 High Performance E2CMOS PLD Generic Array Logic™ Features • HIGH PERFORMANCE E2CMOS® TECHNOLOGY — 5 ns Maximum Propagation Delay — Fmax = 166 MHz — 4 ns Maximum from Clock Input to Data Output — UltraMOS® Advanced CMOS Technology • 50% to 75% REDUCTION IN POWER FROM BIPOLAR — 75mA Typ Icc on Low Power Device — 45mA Typ Icc on Quarter Power Device • ACTIVE PULL-UPS ON ALL PINS • E2 CELL TECHNOLOGY — Reconfigurable Logic — Reprogrammable Cells — 100% Tested/100% Yields — High Speed Electrical Erasure (<100ms) — 20 Year Data Retention • EIGHT OUTPUT LOGIC MACROCELLS — Maximum Flexibility for Complex Logic Designs — Programmable Output Polarity — Also Emulates 24-pin PAL® Devices with Full Function/ Fuse Map/Parametric Compatibility • PRELOAD AND POW
Published: |