Datasheet4U Logo Datasheet4U.com

MT48LC16M8A2 - 4 Meg x 8 x 4 Banks SDR SDRAM

This page provides the datasheet information for the MT48LC16M8A2, a member of the MT48LC32M4A2 4 Meg x 8 x 4 Banks SDR SDRAM family.

Datasheet Summary

Features

  • Features.
  • PC100- and PC133-compliant.
  • Fully synchronous; all signals registered on positive edge of system clock.
  • Internal, pipelined operation; column address can be changed every clock cycle.
  • Internal banks for hiding row access/precharge.
  • Programmable burst lengths (BL): 1, 2, 4, 8, or full page.
  • Auto precharge, includes concurrent auto precharge and auto refresh modes.
  • Self refresh modes: Standard and low power (not available o.

📥 Download Datasheet

Datasheet preview – MT48LC16M8A2

Datasheet Details

Part number MT48LC16M8A2
Manufacturer Micron Technology
File Size 3.64 MB
Description 4 Meg x 8 x 4 Banks SDR SDRAM
Datasheet download datasheet MT48LC16M8A2 Datasheet
Additional preview pages of the MT48LC16M8A2 datasheet.
Other Datasheets by Micron Technology

Full PDF Text Transcription

Click to expand full text
SDR SDRAM MT48LC32M4A2 – 8 Meg x 4 x 4 Banks MT48LC16M8A2 – 4 Meg x 8 x 4 Banks MT48LC8M16A2 – 2 Meg x 16 x 4 Banks 128Mb: x4, x8, x16 SDRAM Features Features • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive edge of system clock • Internal, pipelined operation; column address can be changed every clock cycle • Internal banks for hiding row access/precharge • Programmable burst lengths (BL): 1, 2, 4, 8, or full page • Auto precharge, includes concurrent auto precharge and auto refresh modes • Self refresh modes: Standard and low power (not available on AT devices) • Auto Refresh – 64ms, 4096-cycle refresh (commercial and industrial) – 16ms, 4096-cycle refresh (automotive) • LVTTL-compatible inputs and outputs • Single 3.3V ±0.
Published: |