MT48LC1M16A1 Datasheet PDF - Micron SYNCHRONOUS DRAM Specs

MT48LC1M16A1 - SYNCHRONOUS DRAM

Datasheet Summary

Description

The 16Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 16,777,216 bits.

It is internally configured as a dual 512K x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK).

Features

PC100 functionality.
Fully synchronous; all signals registered on positive edge of system clock.
Internal pipelined operation; column address can be changed every clock cycle.
Internal banks for hiding row access/precharge 1 Meg x 16 - 512K x 16 x 2 banks architecture with 11 row, 8 column addresses per bank.
Programmable burst lengths: 1, 2, 4, 8 or full page.
Auto Precharge Mode, includes.

Datasheet Details

Part number	MT48LC1M16A1
Manufacturer	Micron
File Size	1.45 MB
Description	SYNCHRONOUS DRAM
Datasheet	MT48LC1M16A1 Datasheet
Additional preview pages of the MT48LC1M16A1 datasheet.

📁 Similar Datasheet

MT48LC128M4A2 - (MT48LCxxMxxA2) SYNCHRONOUS DRAM (Micron Technology)

MT48LC16LFFG - 256M x 16 Mobile SDRAM (Micron Technology)

MT48LC16M16A2 - Automotive SDR SDRAM (Micron Technology)

MT48LC16M16LF - 4M x 16 x 4 Banks MOBILE SDRAM (Micron Technology)

MT48LC16M16LFBG - 256M x 16 Mobile SDRAM (Micron Technology)

MT48LC16M16LFFG - 256M x 16 Mobile SDRAM (Micron Technology)

MT48LC16M4A2 - SDR SDRAM (Micron Technology)

MT48LC16M8A1 - Synchronous DRAM (Micron Technology)

MT48LC16M8A2 - 4 Meg x 8 x 4 Banks SDR SDRAM (Micron Technology)

MT48LC32M16A2 - (MT48LCxxMxxA2) SYNCHRONOUS DRAM (Micron Technology)

Full PDF Text Transcription

Click to expand full text

16Mb: x16 IT SDRAM SYNCHRONOUS DRAM FEATURES • PC100 functionality • Fully synchronous; all signals registered on positive edge of system clock • Internal pipelined operation; column address can be changed every clock cycle • Internal banks for hiding row access/precharge 1 Meg x 16 - 512K x 16 x 2 banks architecture with 11 row, 8 column addresses per bank • Programmable burst lengths: 1, 2, 4, 8 or full page • Auto Precharge Mode, includes CONCURRENT AUTO PRECHARGE • Self Refresh and Adaptable Auto Refresh Modes - 32ms, 2,048-cycle refresh or - 64ms, 2,048-cycle refresh or - 64ms, 4,096-cycle refresh • LVTTL-compatible inputs and outputs • Single +3.3V ±0.

Published: Aug 2, 2005 |