Datasheet4U Logo Datasheet4U.com

DSP56857 - 120 MIPS Hybrid Processor

This page provides the datasheet information for the DSP56857, a member of the DSP 120 MIPS Hybrid Processor family.

Description

120 MIPS at 120MHz 40K x 16-bit Program SRAM 24K x 16-bit Data SRAM 1K x 16-bit Boot ROM Six (6) independent channels of DMA Two (2) Enhanced Synchronous Serial Interfaces (ESSI) Two (2) Serial Communication Interfaces (SCI)

Features

  • 1.1.1.
  • Digital Signal Processing Core Efficient 16-bit engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC) Four (4) 36-bit accumulators including extension bits 16-bit bidirectional shifter Parallel instruction set with uni.

📥 Download Datasheet

Datasheet preview – DSP56857

Datasheet Details

Part number DSP56857
Manufacturer Motorola Inc
File Size 1.01 MB
Description 120 MIPS Hybrid Processor
Datasheet download datasheet DSP56857 Datasheet
Additional preview pages of the DSP56857 datasheet.
Other Datasheets by Motorola Inc

Full PDF Text Transcription

Click to expand full text
56857 Data Sheet Technical Data www.DataSheet4U.com 56800E 16-bit Digital Signal Controllers DSP56857 Rev. 6 01/2007 freescale.com www.DataSheet4U.
Published: |