Datasheet Details
| Part number | 74LVC1G175 |
|---|---|
| Manufacturer | NXP Semiconductors |
| File Size | 146.95 KB |
| Description | Single D-type flip-flop |
| Datasheet | 74LVC1G175_NXPSemiconductors.pdf |
|
|
|
Overview: 74LVC1G175 Single D-type flip-flop with reset; positive-edge trigger Rev. 6 — 11 October 2013 Product data sheet 1.
| Part number | 74LVC1G175 |
|---|---|
| Manufacturer | NXP Semiconductors |
| File Size | 146.95 KB |
| Description | Single D-type flip-flop |
| Datasheet | 74LVC1G175_NXPSemiconductors.pdf |
|
|
|
The 74LVC1G175 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output.
The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input.
Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse.
Compare 74LVC1G175 distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
![]() |
74LVC1G175 | Single D-type flip-flop | nexperia |
![]() |
74LVC1G175-Q100 | Single D-type flip-flop | NXP |
![]() |
74LVC1G175-Q100 | Single D-type flip-flop | nexperia |
| Part Number | Description |
|---|---|
| 74LVC1G125 | Bus buffer/line driver |
| 74LVC1G157 | Single 2-input multiplexer |
| 74LVC1G3157 | 2-channel analog multiplexer/demultiplexer |
| 74LVC1G38 | 2-input NAND gate |
| 74LVC1G386 | 3-input EXCLUSIVE-OR gate |
| 74LVC1G74 | Single D-type flip-flop |
| 74LVC1G79 | Single D-type flip-flop positive-edge trigger |
| 74LVC1G86 | 2-input EXCLUSIVE-OR gate |
| 74LVC1G99 | Ultra-configurable multiple function gate |
| 74LVC16244A | 16-bit buffer/line driver |