Download CD4027BM Datasheet PDF
CD4027BM page 2
Page 2
CD4027BM page 3
Page 3

CD4027BM Description

These dual J-K flip-flops are monolithic plementary MOS (CMOS) integrated circuits constructed with N- and Pchannel enhancement mode transistors Each flip-flop has independent J K set reset and clock inputs and buffered Q and Q outputs These flip-flops are edge sensitive to the clock input and change state on the positive-going transition of the clock pulses Set or reset is independent of the clock and is acplished...