• Part: CGS701V
  • Description: Low Skew PLL 1 to 8 CMOS Clock Driver
  • Manufacturer: National Semiconductor
  • Size: 178.40 KB
Download CGS701V Datasheet PDF
CGS701V page 2
Page 2
CGS701V page 3
Page 3

Datasheet Summary

,.. o ~ o ~DNaStemiicoonnduactlor PRELIMINARY CGS701V mercial/CGS701TV Industrial Low Skew PLL 1 to 8 CMOS Clock Driver General Description CGS701 is an off the shelf clock driver specifically designed for today's high speed designs. It provides low skew outputs which are produced at different frequencies from three fixed input references. The XTALIN input pin is designed to be driven from a 15 MHz-50 MHz crystal oscillator. The PLL, using a charge pump and an internal loop filter, multiplies this input frequency to create a maximum output frequency of four times the input. The device includes a TRI-STATE® control pin to disable the outputs. This feature allows for low...