Datasheet4U Logo Datasheet4U.com

DS90CF384A - +3.3V LVDS Receiver

Download the DS90CF384A datasheet PDF. This datasheet also covers the DS90-CF384 variant, as both devices belong to the same +3.3v lvds receiver family and are provided as variant models within a single manufacturer datasheet.

General Description

The DS90CF384A receiver converts the four LVDS data streams (Up to 1.8 Gbps throughput or 227 Megabytes/sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL).

Key Features

  • n n n n n n n n n n n 20 to 65 MHz shift clock support 50% duty cycle on receiver output clock Best.
  • in.
  • Class Set & Hold Times on RxOUTPUTs Rx power consumption < 142 mW (typ) @65MHz Grayscale Rx Power-down mode < 200µW (max) ESD rating > 7 kV (HBM), > 700V (EIAJ) Supports VGA, SVGA, XGA and Dual Pixel SXGA. PLL requires no external components Compatible with TIA/EIA-644 LVDS standard Low profile 56-lead or 48-lead TSSOP package DS90CF384A is also available in a 64 ball, 0.8mm fin.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (DS90-CF384-A.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
DS90CF384A +3.3V LVDS Receiver Texas Instruments
DS90CF384AQ +3.3V LVDS Receiver Texas Instruments
DS90CF383B +3.3V Programmable LVDS Transmitter Texas Instruments
DS90CF386 3.3-V LVDS Receiver Texas Instruments
DS90CF388 Dual Pixel LVDS Display Interface Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DS90CF384 +3.3V Programmable LVDS Transmitter
DS90CF383 +3.3V LVDS Transmitter
DS90CF386 +3.3V LVDS Receiver
DS90CF388 Dual Pixel LVDS Display Interface
DS90CF388A Dual Pixel LVDS Display Interface/FPD-Link

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com DS90CF384A/DS90CF364A +3.3V LVDS Receiver 24-Bit-Color Flat Panel Display (FPD) Link—65 MHz , +3.3V LVDS Receiver 18-Bit-Color Flat Panel Display (FPD) Link—65 MHz February 2006 DS90CF384A/DS90CF364A +3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link—65 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link—65 MHz General Description The DS90CF384A receiver converts the four LVDS data streams (Up to 1.8 Gbps throughput or 227 Megabytes/sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL). Also available is the DS90CF364A that converts the three LVDS data streams (Up to 1.