Datasheet4U Logo Datasheet4U.com

DS90CR216 - +3.3V Rising Edge Data Strobe LVDS

This page provides the datasheet information for the DS90CR216, a member of the DS90CR215 +3.3V Rising Edge Data Strobe LVDS family.

Description

The DS90CR215 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams.

A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link.

📥 Download Datasheet

Datasheet preview – DS90CR216

Datasheet Details

Part number DS90CR216
Manufacturer National Semiconductor
File Size 291.89 KB
Description +3.3V Rising Edge Data Strobe LVDS
Datasheet download datasheet DS90CR216 Datasheet
Additional preview pages of the DS90CR216 datasheet.

📁 Similar Datasheet

  • DS90CR216 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
  • DS90CR216A - 3.3-V Rising Edge Data Strobe LVDS Receiver (Texas Instruments)
  • DS90CR216A-Q1 - 3.3-V Rising Edge Data Strobe LVDS Receiver (Texas Instruments)
  • DS90CR215 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
  • DS90CR217 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
  • DS90CR218A - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
  • DS90CR285 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
  • DS90CR286 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
  • DS90CR286A - 3.3-V Rising Edge Data Strobe LVDS Receiver (Texas Instruments)
  • DS90CR286AT-Q1 - 3.3 V Rising Edge Data Strobe LVDS Receiver (Texas Instruments)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
DS90CR215/DS90CR216 +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link-66 MHz March 1999 DS90CR215/DS90CR216 +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link - 66 MHz General Description The DS90CR215 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CR216 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 66 MHz, 21 bits of TTL data are transmitted at a rate of 462 Mbps per LVDS data channel. Using a 66 MHz clock, the data throughput is 1.
Published: |