DS90CR218
Overview
The DS90CR217 (see DS90CR217/218A datasheet) transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phaselocked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link.
- 20 to 75 MHz shift clock support
- 50% duty cycle on receiver output clock
- Best-in-Class Set & Hold Times on TxINPUTs and RxOUTPUTs
- Low power consumption
- Tx + Rx Powerdown mode < 400µW (max) n ± 1V common-mode range (around +1.2V)
- Narrow bus reduces cable size and cost
- Up to 1.575 Gbps throughput
- Up to 197 Mbytes/sec bandwidth
- 345 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
