MC100EP196 Overview
3.3 V ECL Programmable Delay Chip with FTUNE MC100EP196 The MC100EP196 is a programmable delay chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. It has similar architecture to the EP195 with the added.