Datasheet4U Logo Datasheet4U.com

NB3N551 - Ultra-Low Skew 1:4 Clock Fanout Buffer

Datasheet Summary

Description

The NB3N551 is a low skew 1

for clock distribution in mind.

to

output skew.

Optimal design, layout and processing minimize skew within a device and from device to device.

Features

  • Input/Output Clock Frequency up to 180 MHz.
  • Low Skew Outputs (50 ps typical).
  • RMS Phase Jitter (12 kHz.
  • 20 MHz): 43 fs (Typical).
  • Output goes to Three.
  • State Mode via OE.
  • Operating Range: VDD = 3.0 V to 5.5 V.
  • Ideal for Networking Clocks.
  • Packaged in 8.
  • pin SOIC.
  • Industrial Temperature Range.
  • These are Pb.
  • Free Devices Q1 Q2 CLK Q3 Q4 OE Figure 1. Block Diagram http://onsemi. com 8 1.

📥 Download Datasheet

Datasheet preview – NB3N551

Datasheet Details

Part number NB3N551
Manufacturer ON Semiconductor
File Size 129.68 KB
Description Ultra-Low Skew 1:4 Clock Fanout Buffer
Datasheet download datasheet NB3N551 Datasheet
Additional preview pages of the NB3N551 datasheet.

📁 Similar Datasheet

  • NB3002-VA10A - High speed thermal printhead (300 dots / inch) (Rohm)
  • NB311 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB312 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB313 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB321 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB322 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB323 - 1.5Amp Complementary Power Drivers (National Semiconductor)
Other Datasheets by ON Semiconductor
  • NB3N5573 - Dual HCSL Clock Generator
  • NB3N501 - 3.3V / 5.0V 13 MHz to 160 MHz PLL Clock Multiplier
  • NB3N502 - 14 MHz to 190 MHz PLL Clock Multiplier
  • NB3N508S - PureEdge VCXO Clock Generator
  • NB3N51032 - Dual HCSL/LVDS Clock Generator
  • NB3N51034 - Quad HCSL - LVDS Clock Generator
  • NB3N51044 - Quad HCSL / LVDS Clock Generator
  • NB3N51054 - Quad HCSL / LVDS Clock Generator

Full PDF Text Transcription

Click to expand full text
NB3N551 3.3 V / 5.0 V Ultra-Low Skew 1:4 Clock Fanout Buffer Description The NB3N551 is a low skew 1−to 4 clock fanout buffer, designed for clock distribution in mind. The NB3N551 specifically guarantees low output−to−output skew. Optimal design, layout and processing minimize skew within a device and from device to device. The output enable (OE) pin three−states the outputs when low. Features • Input/Output Clock Frequency up to 180 MHz • Low Skew Outputs (50 ps typical) • RMS Phase Jitter (12 kHz – 20 MHz): 43 fs (Typical) • Output goes to Three−State Mode via OE • Operating Range: VDD = 3.0 V to 5.5 V • Ideal for Networking Clocks • Packaged in 8−pin SOIC • Industrial Temperature Range • These are Pb−Free Devices Q1 Q2 CLK Q3 Q4 OE Figure 1. Block Diagram http://onsemi.
Published: |