Datasheet4U Logo Datasheet4U.com

NB7VQ1006M - 1.8V / 2.5V 10Gbps Equalizer Receiver

Description

fanout buffer with a selectable Equalizer receiver.

Features

  • Maximum Input Data Rate > 10 Gbps.
  • Maximum Input Clock Frequency > 7.5 GHz.
  • Backplane and Cable Interconnect Compensation.
  • 225 ps Typical Propagation Delay.
  • 30 ps Typical Rise and Fall Times.
  • Differential CML Outputs, 400 mV Peak-to-Peak, Typical.
  • Operating Range: VCC = 1.71 V to 2.625 V, GND = 0 V.
  • Internal Input Termination Resistors, 50 W.
  • QFN.
  • 24 Package, 4 mm x 4 mm.
  • 40°C to +85°C Ambi.

📥 Download Datasheet

Datasheet preview – NB7VQ1006M

Datasheet Details

Part number NB7VQ1006M
Manufacturer ON Semiconductor
File Size 1.29 MB
Description 1.8V / 2.5V 10Gbps Equalizer Receiver
Datasheet download datasheet NB7VQ1006M Datasheet
Additional preview pages of the NB7VQ1006M datasheet.

📁 Similar Datasheet

  • NB7200GM - 2-cell Li-ion Battery Protection (Nisshinbo)
  • NB7232 - Fully compatible with earlier (ETC)
Other Datasheets by ON Semiconductor
  • NB7VQ14M - a high performance differential 1:4 CML fanout buffer
  • NB7VQ572M - 1.8V / 2.5V /3.3V Differential 4:1 Mux w/Input Equalizer to 1:2 CML Clock/Data Fanout / Translator
  • NB7VQ58M - 1.8V / 2.5V / 3.3V Differential 2:1 Clock/Data Multiplexer / Translator
  • NB7V32M - Clock Divider
  • NB7V33M - 1.8V / 2.5V 10GHz Div By 4 Clock Divider
  • NB7V52M - 1.8V / 2.5V Differential D Flip-Flop
  • NB7V585M - Differential1-to-6 CML clock/data distribution
  • NB7V586M - 1.8V Differential 2:1 Mux Input to 1.2V/1.8V 1:6 CML Clock/Data Fanout Buffer / Translator

Full PDF Text Transcription

Click to expand full text
NB7VQ1006M 1.8 V / 2.5 V 10 Gbps Equalizer Receiver with 1:6 Differential CML Outputs Multi-Level Inputs W / Internal Termination Description The NB7VQ1006M is a high performance differential 1:6 CML fanout buffer with a selectable Equalizer receiver. When placed in series with a Data path operating up to 10 Gb/s, the NB7VQ1006M will compensate the degraded data signal transmitted across a FR4 PCB backplane or cable interconnect and output six identical CML copies of the input signal. Therefore, the serial data rate is increased by reducing Inter-Symbol Interference (ISI) caused by losses in copper interconnect or long cables. The EQualizer ENable pin (EQEN) allows the IN/IN inputs to either flow through or bypass the Equalizer section.
Published: |