NB7VQ14M - a high performance differential 1:4 CML fanout buffer

Description

buffer with a selectable Equalizer receiver.

Features

Input Data Rate > 14 Gb/s, Typical.
Input Clock Frequency > 8 GHz, Typical.
165 ps Typical Propagation Delay.
30 ps Typical Rise and Fall Times.
< 15 ps Maximum Output Skew.
< 0.8 ps Maximum RMS Clock Jitter.
< 10 ps pp of Data Dependent Jitter.
Differential CML Outputs, 400 mV Peak.
to.
Peak, Typical.
Selectable Input Equalization.
Operating Range: VCC = 1.71 V to 3.6 V with GND = 0 V.

ON Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	NB7VQ14M
Manufacturer	ON Semiconductor
File Size	1.28 MB
Description	a high performance differential 1:4 CML fanout buffer
Datasheet	NB7VQ14M Datasheet
Additional preview pages of the NB7VQ14M datasheet.

📁 Similar Datasheet

NB7200GM - 2-cell Li-ion Battery Protection (Nisshinbo)
NB7232 - Fully compatible with earlier (ETC)

Other Datasheets by ON Semiconductor

NB7VQ1006M - 1.8V / 2.5V 10Gbps Equalizer Receiver
NB7VQ572M - 1.8V / 2.5V /3.3V Differential 4:1 Mux w/Input Equalizer to 1:2 CML Clock/Data Fanout / Translator
NB7VQ58M - 1.8V / 2.5V / 3.3V Differential 2:1 Clock/Data Multiplexer / Translator
NB7V32M - Clock Divider
NB7V33M - 1.8V / 2.5V 10GHz Div By 4 Clock Divider
NB7V52M - 1.8V / 2.5V Differential D Flip-Flop
NB7V585M - Differential1-to-6 CML clock/data distribution
NB7V586M - 1.8V Differential 2:1 Mux Input to 1.2V/1.8V 1:6 CML Clock/Data Fanout Buffer / Translator

Full PDF Text Transcription

Click to expand full text

1.8 V/2.5 V/3.3 V 8 GHz/14 Gbps Differential 1:4 Clock/Data CML Fanout Buffer w/ Selectable Input Equalizer Multi−Level Inputs w/ Internal Termination NB7VQ14M Description The NB7VQ14M is a high performance differential 1:4 CML fanout buffer with a selectable Equalizer receiver. When placed in series with a Clock /Data path operating up to 8 GHz or 14 Gb/s, respectively, the NB7VQ14M inputs will compensate the degraded signal transmitted across a FR4 PCB backplane or cable interconnect and output four identical CML copies of the input signal with a 1.8 V, 2.5 V or 3.3 V power supply. Therefore, the serial data rate is increased by reducing Inter−Symbol Interference (ISI) caused by losses in copper interconnect or long cables.

Published: Jan 13, 2016 |