Datasheet4U Logo Datasheet4U.com

P3P623S00B - Peak EMI Reduction IC

Download the P3P623S00B datasheet PDF. This datasheet also covers the P3P623S00E variant, as both devices belong to the same peak emi reduction ic family and are provided as variant models within a single manufacturer datasheet.

General Description

P3P623S00B/E is a versatile, 3.3 V Zero delay buffer designed to distribute Timing

Safe clocks with Peak EMI reduction.

pin version, accepts one reference input and drives out one low skew Timing

Safe clock.

Key Features

  • Clock Distribution with Timing.
  • Safe Peak EMI Reduction.
  • Input Frequency Range: 20 MHz.
  • 50 MHz.
  • 2 Different Spread Selection Options.
  • Spread Spectrum can be Turned ON/OFF.
  • External Input.
  • Output Delay Control Option.
  • Supply Voltage: 3.3 V ± 0.3 V.
  • P3P623S00B: 8 Pin SOIC P3P623S00E: 16 Pin TSSOP.
  • The First True Drop.
  • in Solution.
  • These Devices are Pb.
  • Free, Halogen Free/BFR Free.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (P3P623S00E-ONSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number P3P623S00B
Manufacturer onsemi
File Size 110.79 KB
Description Peak EMI Reduction IC
Datasheet download datasheet P3P623S00B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
P3P4GF4BLF 4G Bits Die DDRIII SDRAM Deutron Electronics

Other Datasheets by onsemi

Part Number Description
P3P623S00E Peak EMI Reduction IC
P3P623S05A Timing-Safe Peak EMI Reduction IC
P3P623S05B Timing-Safe Peak EMI Reduction IC
P3P623S09A Timing-Safe Peak EMI Reduction IC
P3P623S09B Timing-Safe Peak EMI Reduction IC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
P3P623S00B, P3P623S00E Product Preview Timing-Safet Peak EMI Reduction IC Functional Description P3P623S00B/E is a versatile, 3.3 V Zero−delay buffer designed to distribute Timing−Safe clocks with Peak EMI reduction. P3P623S00B is an eight−pin version, accepts one reference input and drives out one low−skew Timing−Safe clock. P3P623S00E accepts one reference input and drives out eight low−skew Timing−Safe clocks. P3P623S00B/E has an SS% that selects 2 different Deviation and associated Input−Output Skew (TSKEW). Refer to the Spread Spectrum Control and Input−Output Skew table for details. P3P623S00E has a CLKOUT for adjusting the Input−Output clock delay, depending upon the value of capacitor connected at this pin to GND. P3P623S00B/E operates from a 3.