HYI39SC128160FE - 128-MBit Synchronous DRAM

Product Overview

Qimonda

Part number	HYI39SC128160FE
Manufacturer	Qimonda
File Size	1.15 MB
Description	128-MBit Synchronous DRAM
Datasheet	HYI39SC128160FE Datasheet
Additional preview pages of the HYI39SC128160FE datasheet.

output circuits are synchronized with the positive edge of an externally supplied clock.

Data Mask for Read / Write control (×8) Data Mask for Byte Control (×16) Auto Refresh (CBR) and Self Refresh Power Down and Clock Suspend Mode 4096 refresh cycles / 64 ms (15.6 µs) Random Column Address every CLK (1-N Rule) Single 3.3 V ± 0.3 V Power Supply LVTTL Interface Plastic Packages: PG.
TSOPII.
54 400 mil width This chapter lists all main features of the product family HY[B/I]39S128[8.

📁 Similar Datasheet

Other Datasheets by Qimonda

Published: Sep 10, 2008 |