Datasheet4U Logo Datasheet4U.com

ICS854S296I-33 - LVDS Programmable Delay-Line

General Description

The ICS854S296I-33 is a high performance LVDS Programmable Delay Line.

The delay can vary from 2.2ns to 12.5ns in 10ps steps.

The ICS854S296I-33 is characterized to operate from a 3.3V power supply and is guaranteed over industrial temperature range.

Key Features

  • One LVDS level output.
  • One differential clock input pair.
  • Differential input clock (IN, nIN) can accept the following signaling levels: LVPECL, LVDS, CML.
  • Maximum frequency: 1.2GHz.
  • Programmable Delay Range: 2.2ns to 12.5ns in 10ps steps.
  • D[9:0] can accept LVPECL, LVCMOS or LVTTL levels.
  • Full 3.3V supply voltages.
  • -40°C to 85°C ambient operating temperature.
  • Available in lead-free (RoHS 6) package ICS854S296DKI-33.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS854S202I Differential-to-LVDS Multiplexer IDT
ICS854S204I LVPECL FANOUT BUFFER Integrated Device Technology
ICS854S006I Differential-to-LVDS Fanout Buffer IDT
ICS854S013 1-TO-3 DIFFERENTIAL-TO-LVDS FANOUT BUFFER Integrated Device Technology
ICS854S01I 2:1 Differential-to-LVDS Multiplexer IDT

Other Datasheets by Renesas

Part Number Description
ICS854S202I-01 Differential-To-LVDS Multiplexer
ICS854S01I 2:1 Differential-to-LVDS Multiplexer
ICS854S054I 4:1 Differential-to-LVDS Clock Multiplexer
ICS854S058I 8:1 Differential-to-LVDS Clock Multiplexer
ICS854S54I-01 Differential-to-LVDS Multiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FemtoClock® LVDS Programmable Delay Line ICS854S296I-33 DATA SHEET General Description The ICS854S296I-33 is a high performance LVDS Programmable Delay Line. The delay can vary from 2.2ns to 12.5ns in 10ps steps. The ICS854S296I-33 is characterized to operate from a 3.3V power supply and is guaranteed over industrial temperature range. The delay of the device varies in discrete steps based on a control word. A 10-bit long control word sets the delay in 10ps increments. Also, the input pins IN and nIN default to an equivalent low state when left floating. The control register can accept CMOS or TTL level signals.