Datasheet4U Logo Datasheet4U.com

K4S280432M - 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL

General Description

The K4S280432M is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 4 bits, fabricated with SAMSUNG′s high performance CMOS technology.

Key Features

  • JEDEC standard 3.3V power supply.
  • LVTTL compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4 & 8 page) -. Burst type (Sequential & Interleave).
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • DQM for masking.
  • Auto & self refresh.
  • 64ms refresh period (4K Cycle) CMO.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
K4S280832B 128M-bit SDRAM Samsung Electronics
K4S281632K 128Mb K-die SDRAM Samsung
K4S1G0632D SDRAM stacked 1Gb D-die Samsung Electronics
K4S1G0732D SDRAM stacked 1Gb D-die Samsung Electronics
K4S510432D 512Mb D-die SDRAM Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
K4S280432A 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL
K4S280432B 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL
K4S280432C 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL
K4S280432D 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL
K4S280432E 128Mb E-die SDRAM Specification

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
K4S280432M CMOS SDRAM 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 Aug. 1999 Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 Aug. 1999 K4S280432M 8M x 4Bit x 4 Banks Synchronous DRAM FEATURES • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four banks operation • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4 & 8 page) -. Burst type (Sequential & Interleave) • All inputs are sampled at the positive going edge of the system clock.