Full PDF Text Transcription for K6T1008C2C (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
K6T1008C2C. For precise diagrams, and layout, please refer to the original PDF.
K6T1008C2C Family Document Title 128K x8 bit Low Power CMOS Static RAM Revision History Revision No. 0.0 History Initial draft 0.1 First revision - Seperate read and writ...
View more extracted text
0.0 History Initial draft 0.1 First revision - Seperate read and write at ICC, ICC1 ICC = ICC1 → Read : 15mA, Write : 35mA 1.0 Finalized - Add 70ns speed bin for commercial product and 85ns speed bin for industrial. 2.0 Revised - Improved operating current Add typical value. ICC Read : 15mA → 10mA(Remove write current) ICC2 : 90mA → 60mA - Speed bin change Remove 45ns from commercial part Remove 55ns and 100ns from industrial part. PRELIMINARY CMOS SRAM Draft Date November 22, 1995 April 15, 1996 Remark Design target Preliminary September 5, 1996 Final November 5, 1997 Final The attached data sheets are provided by SAMSUN