Datasheet4U Logo Datasheet4U.com

TC58NYG1S3HBAI4 Datasheet 2 Gbit (256m X 8 Bit) CMOS Nand E2prom

Manufacturer: Toshiba

Overview: TC58NYG1S3HBAI4 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 2 GBIT (256M  8 BIT) CMOS NAND.

General Description

The TC58NYG1S3HBAI4 is a single 1.8V 2 Gbit (2,281,701,376 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048  128) bytes  64 pages  2048blocks.

The device has two 2176-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 2176-byte increments.

The Erase operation is implemented in a single block unit (128 Kbytes  8 Kbytes: 2176 bytes  64 pages).

Key Features

  • Organization Memory cell array Register Page size Block size x8 2176  128K  8 2176  8 2176 bytes (128K  8K) bytes.
  • Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, Multi Page Program, Multi Block Erase, Multi Page Copy, Multi Page Read.
  • Mode control Serial input/output Command control.
  • Number of valid blocks Min 2008 blocks Max 2048 blocks.
  • Power supply VCC  1.7V to 1.95V.
  • Access time Cell array to register 25 s max Seri.

TC58NYG1S3HBAI4 Distributor