Datasheet4U Logo Datasheet4U.com

WCSN0436V1P - 128Kx36 Pipelined SRAM

General Description

The WCSN0436V1P is a 3.3V, 128K by 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states.

Key Features

  • Pin compatible and functionally equivalent to ZBT™ devices IDT71V546, MT55L128L36P, and MCM63Z736.
  • Supports 166-MHz bus operations with zero wait states.
  • Data is transferred on every clock.
  • Internally self-timed output buffer control to eliminate the need to use OE.
  • Fully registered (inputs and outputs) for pipelined operation www. DataSheet4U. com.
  • Byte Write capability.
  • 128K x 36 common I/O architecture.
  • Single 3.3V power s.

📥 Download Datasheet

Datasheet Details

Part number WCSN0436V1P
Manufacturer Weida Semiconductor
File Size 326.98 KB
Description 128Kx36 Pipelined SRAM
Datasheet download datasheet WCSN0436V1P Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
WCS1500 Hall Effect Base Linear Current Sensor Winson
WCS1600 Hall Effect Base Linear Current Sensor Winson
WCS1700 Hall Effect Base Linear Current Sensor Winson
WCS1702 Hall Effect Base Linear Current Sensor Winson
WCS1720 Hall Effect Base Linear Current Sensor Winson

Other Datasheets by Weida Semiconductor

Part Number Description
WCSS0232V1P 64K x 32 Synchronous-Pipelined Cache RAM
WCSS0418V1F 256K x 18 Synchronous 3.3V Cache RAM
WCSS0418V1P 256K x 18 Synchronous-Pipelined Cache RAM
WCSS0436V1P 256K x 18 Synchronous 3.3V Cache RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Y7C1350B WCSN0436V1P 128Kx36 Pipelined SRAM with NoBL™ Architecture Features • Pin compatible and functionally equivalent to ZBT™ devices IDT71V546, MT55L128L36P, and MCM63Z736 • Supports 166-MHz bus operations with zero wait states — Data is transferred on every clock • Internally self-timed output buffer control to eliminate the need to use OE • Fully registered (inputs and outputs) for pipelined operation www.DataSheet4U.com • Byte Write capability • 128K x 36 common I/O architecture • Single 3.3V power supply • Fast clock-to-output times — 3.5 ns (for 166-MHz device) — 3.8 ns (for 150-MHz device) — 4.0 ns (for 143-MHz device) — 4.2 ns (for 133-MHz device) — 5.0 ns (for 100-MHz device) • • • • • • — 7.