W3E16M64S-XBX - 16Mx64 DDR SDRAM

Datasheet Summary

Description

The 128MByte (1Gb) DDR SDRAM is a high-speed CMOS, dynamic random-access, memory using 4 chips containing 268,435,456 bits.

Each chip is internally conﬁgured as a quad-bank DRAM.

Each of the chip’s 67,108,864-bit banks is organized as 8,192 rows by 512 columns by 16 bits.

Features

DDR Data Rate = 200, 250, 266Mbps Package:.
219 Plastic Ball Grid Array (PBGA), 21 x 25mm 2.5V ±0.2V core power supply 2.5V I/O (SSTL_2 compatible) Differential clock inputs (CLK and CLK#) Commands entered on each positive CLK edge Internal pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle Programmable Burst length: 2,4 or 8 Bidirectional data strobe (DQS) transmitted/ received with data, i. e. , source-synchronous data capture (one per byte) DQS edge-aligne.

White Electronic

📥 Download Datasheet

Datasheet Details

Part number	W3E16M64S-XBX
Manufacturer	White Electronic
File Size	735.36 KB
Description	16Mx64 DDR SDRAM
Datasheet	W3E16M64S-XBX Datasheet
Additional preview pages of the W3E16M64S-XBX datasheet.

📁 Similar Datasheet

Other Datasheets by White Electronic

W3E16M72S-XBX - 16Mx72 Registered DDR SDRAM
W3E16M72SR-XBX - 16Mx72 Registered DDR SDRAM
W3E232M16S-XSTX - 2x32Mx16bit DDR SDRAM
W3E32M64S-XBX - 32Mx64 DDR SDRAM
W3E32M64S-XSBX - 32Mx64 DDR SDRAM
W3E32M72S-XBX - 32Mx72 DDR SDRAM
W3E32M72S-XSBX - 32Mx72 DDR SDRAM
W3E32M72SR-XSBX - 32Mx72 REGISTERED DDR SDRAM

Full PDF Text Transcription

Click to expand full text

White Electronic Designs 16Mx64 DDR SDRAM FEATURES DDR Data Rate = 200, 250, 266Mbps Package: • 219 Plastic Ball Grid Array (PBGA), 21 x 25mm 2.5V ±0.2V core power supply 2.5V I/O (SSTL_2 compatible) Differential clock inputs (CLK and CLK#) Commands entered on each positive CLK edge Internal pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle Programmable Burst length: 2,4 or 8 Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture (one per byte) DQS edge-aligned with data for READs; centeraligned with data for WRITEs DLL to align DQ and DQS transitions with CLK www.DataSheet4U.

Published: Jun 8, 2007 |