Datasheet4U Logo Datasheet4U.com

CDC2509C Datasheet 3.3-v Phase-lock-loop Clock Driver

Manufacturer: Texas Instruments

Overview: CDC2509C 3.3ĆV PHASEĆLOCK LOOP CLOCK DRIVER ą SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004 D Use CDCVF2509A as a Replacement for this Device D Designed to Meet PC SDRAM Registered DIMM Design Support Document Rev. 1.2 D Spread Spectrum Clock Compatible D Operating Frequency 25 MHz to 125 MHz D Static tPhase Error Distribution at 66MHz to 100 MHz is ±150 ps D Drop-In Replacement for TI CDC2509A With Enhanced Performance D Jitter (cyc − cyc) at 66 MHz to 100 MHz is |100 ps| D Available in Plastic 24-Pin TSSOP D Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications D Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs D Separate Output Enable for Each Output Bank D External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock Input D On-Chip Series Damping Resistors D No External RC Network Required D Operates at 3.

General Description

The CDC2509C is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver.

It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.

It is specifically designed for use with synchronous DRAMs.

CDC2509C Distributor & Price

Compare CDC2509C distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.