Datasheet4U Logo Datasheet4U.com

CDC2516 - 3.3-V Phase-Lock-Loop Clock Driver

General Description

The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver.

It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal.

It is specifically designed for use with synchronous DRAMs.

📥 Download Datasheet

Other Datasheets by Texas Instruments

Part Number Description
CDC2510C 3.3-V Phase-Lock-Loop Clock Driver
CDC2509B 3.3-V Phase-Lock-Loop Clock Driver
CDC2509C 3.3-V Phase-Lock-Loop Clock Driver
CDC2536 3.3-V Phase-Lock-Loop Clock Driver
CDC2582 3.3-V Phase-Lock-Loop Clock Driver
CDC2586 3.3-V Phase-Lock-Loop Clock Driver
CDC203 3.3-V HEX INVERTER/CLOCK DRIVER
CDC204 HEX INVERTER/CLOCK DRIVER
CDC208 Dual 1-Line To 4-Line Clock Drivers
CDC2351 1-LINE TO 10-LINE CLOCK DRIVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CDC2516 3.3ĆV PHASEĆLOCK LOOP CLOCK DRIVER ą SCAS579C − OCTOBER 1996 − REVISED DECEMBER 2004 D Use CDCVF2510A as a Replacement for this Device D Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications D Distributes One Clock Input to Four Banks of Four Outputs D Separate Output Enable for Each Output Bank D External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input D On-Chip Series-Damping Resistors D No External RC Network Required D Operates at 3.3-V VCC D Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package description The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal.