Download CDC2516 Datasheet PDF
CDC2516 page 2
Page 2
CDC2516 page 3
Page 3

CDC2516 Description

The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs.