Download CDC2510C Datasheet PDF
CDC2510C page 2
Page 2
CDC2510C page 3
Page 3

CDC2510C Description

The CDC2510C is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs.