Datasheet4U Logo Datasheet4U.com

CDCDLP223 - 3.3V Clock Synthesizer

Datasheet Summary

Description

The CDCDLP223 is a PLL-based high performance clock synthesizer that is optimized for use in DLP™ systems.

It uses a 20 MHz crystal to generate the fundamental frequency and derives the frequencies for the 100 MHz HCLK and the 300 MHz HCLK output.

Features

  • High-Performance Clock Synthesizer.
  • Uses a 20 MHz Crystal Input to Generate Multiple Output Frequencies.
  • Integrated Load Capacitance for 20 MHz Oscillator Reducing System Cost.
  • All PLL Loop Filter Components are Integrated.
  • Generates the Following Clocks:.
  • REF CLK 20 MHz (Buffered).
  • XCG CLK 100 MHz With SSC.
  • DMD CLK 200-400 MHz With Selectable SSC.
  • Very Low Period Jitter Characteristic:.
  • ±100 ps at 20 MHz.

📥 Download Datasheet

Datasheet preview – CDCDLP223

Datasheet Details

Part number CDCDLP223
Manufacturer Texas Instruments
File Size 198.70 KB
Description 3.3V Clock Synthesizer
Datasheet download datasheet CDCDLP223 Datasheet
Additional preview pages of the CDCDLP223 datasheet.

📁 Similar Datasheet

  • CDC-Z137 - FM / AM CD Player (Aiwa)
  • CDC1607F-E - Automotive Controller Specification (Micronas)
  • CDC1631F-E - Automotive Controller (Micronas)
  • CDC3207G-C - Automotive Controller (Micronas)
  • CDC3207G-C3 - Automotive Controller (Micronas)
  • CDC3257G-C2 - Automotive Controller (Micronas)
  • CDC4D20 - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
  • CDC5D23B - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
  • CDC7630 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
  • CDC7631 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
Other Datasheets by Texas Instruments
  • CDCD5704 - CLOCK GENERATOR
  • CDCDB2000 - 20-Output Clock Buffer
  • CDC1104 - 1 to 4 Configurable Clock Buffer
  • CDC111 - 1-LINE TO 9-LINE DIFFERENTIAL LVPECL CLOCK DRIVER
  • CDC203 - 3.3-V HEX INVERTER/CLOCK DRIVER
  • CDC204 - HEX INVERTER/CLOCK DRIVER
  • CDC208 - Dual 1-Line To 4-Line Clock Drivers
  • CDC2351 - 1-LINE TO 10-LINE CLOCK DRIVER

Full PDF Text Transcription

Click to expand full text
www.ti.com 3.3 V Clock Synthesizer for DLP™ Systems CDCDLP223 SCAS836 – DECEMBER 2006 FEATURES • High-Performance Clock Synthesizer • Uses a 20 MHz Crystal Input to Generate Multiple Output Frequencies • Integrated Load Capacitance for 20 MHz Oscillator Reducing System Cost • All PLL Loop Filter Components are Integrated • Generates the Following Clocks: – REF CLK 20 MHz (Buffered) – XCG CLK 100 MHz With SSC – DMD CLK 200-400 MHz With Selectable SSC • Very Low Period Jitter Characteristic: – ±100 ps at 20 MHz Output – ±75 ps at 100 MHz and 200–400 MHz Outputs • Includes Spread-Spectrum Clocking (SSC), With Down Spread for 100 MHz and Center Spread for 200–400 MHz • HCLK Differential Outputs for the 100 MHz and the 200–400 MHz Clock • Operates From Single 3.
Published: |