CDCVF2509 - 3.3-V PHASE-LOCK LOOP CLOCK DRIVER

Product Overview

Texas Instruments

Part number	CDCVF2509
Manufacturer	Texas Instruments
File Size	400.27 KB
Description	3.3-V PHASE-LOCK LOOP CLOCK DRIVER
Datasheet	CDCVF2509 Datasheet
Additional preview pages of the CDCVF2509 datasheet.

The CDCVF2509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver.

It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.

It is specifically designed for use with synchronous DRAMs.

1.
Use CDCVF2509A (SCAS765) as a Replacement for This Device.
Designed to Meet and Exceed PC133 SDRAM Registered DIMM Specification Rev. 1.1.
Spread Spectrum Clock Compatible.
Operating Frequency 50 MHz to 175 MHz.
Static Phase Error Distribution at 66 MHz to 166 MHz Is ±125 ps.
Jitter (cyc - cyc) at 66 MHz to 166 MHz Is Typ = 70 ps.
Advanced Deep Submicron Process Results in More Than 40% Lower Power Consumption Versus Current Gener.

Other Datasheets by Texas Instruments

Published: Jul 6, 2023 |