Datasheet4U Logo Datasheet4U.com

DS99R103 - 3-40MHz DC-Balanced 24-Bit LVDS Serializer / Deserializer

General Description

The DS99R103/DS99R104 Chipset translates a 24bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information.

Key Features

  • 1.
  • 2 3 MHz.
  • 40 MHz Clock Embedded and DCBalancing 24:1 and 1:24 Data Transmissions.
  • Capable to Drive Shielded Twisted-Pair Cable.
  • User Selectable Clock Edge for Parallel Data on both Transmitter and Receiver.
  • Internal DC Balancing Encode/Decode.
  • Supports AC-Coupling Interface with no External Coding Required.
  • Individual Power-Down Controls for both Transmitter and Receiver.
  • Embedded Clock CDR (Clock and Data Recovery) on Receiv.

📥 Download Datasheet

Full PDF Text Transcription for DS99R103 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DS99R103. For precise diagrams, and layout, please refer to the original PDF.

DS99R103, DS99R104 www.ti....

View more extracted text