Datasheet4U Logo Datasheet4U.com

LMK00334 - Four-Output Clock Buffer and Level Translator

General Description

The LMK00334 device is a 4-output HCSL fanout buffer intended for high-frequency, low-jitter clock, data distribution, and level translation.

Key Features

  • 3:1 Input multiplexer.
  • Two universal inputs operate up to 400 MHz and accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or single-ended clocks.
  • One crystal input accepts a 10- to 40-MHz crystal or single-ended clock.
  • Two banks with two differential outputs each.
  • HCSL, or Hi-Z (selectable).
  • Additive RMS phase jitter for PCIe Gen5 at 100 MHz:.
  • 15 fs RMS (typical).
  • High PSRR:.
  • 72 dBc at 156.25 MHz.
  • LVCMOS output wit.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LMK01000 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer National Semiconductor
LMK01010 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer National Semiconductor
LMK01020 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer National Semiconductor
LMK02000 Precision Clock Conditioner National Semiconductor
LMK02002 Precision Clock Conditioner National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
LMK00338 8-Output PCIe Gen1/Gen2/Gen3/Gen4/Gen5 Clock Buffer and Level Translator
LMK00301 3-GHz 10-Output Ultra-Low Additive Jitter Differential Clock Buffer and Level Translator
LMK00304 3-GHz 4-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
LMK00306 3-GHz 6-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
LMK00308 3-GHz 8-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LMK00334 SNAS635E – DECEMBER 2013 – REVISED JANUARY 2022 LMK00334 Four-Output Clock Buffer and Level Translator for PCIe Gen 1 to Gen 5 1 Features • 3:1 Input multiplexer – Two universal inputs operate up to 400 MHz and accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or single-ended clocks – One crystal input accepts a 10- to 40-MHz crystal or single-ended clock • Two banks with two differential outputs each – HCSL, or Hi-Z (selectable) – Additive RMS phase jitter for PCIe Gen5 at 100 MHz: • 15 fs RMS (typical) • High PSRR: –72 dBc at 156.25 MHz • LVCMOS output with synchronous enable input • Pin-controlled configuration • VCC core supply: 3.3 V ± 5% • Three independent VCCO output supplies: 3.3 V, 2.