Datasheet4U Logo Datasheet4U.com

SN65LVDS301 - Programmable 27-Bit Parallel-to-Serial Transmitter

General Description

The SN65LVDS301 serializer device converts 27 parallel data inputs to 1, 2, or 3 Sub Low-Voltage Differential Signaling (SubLVDS) serial outputs.

It loads a shift register with 24 pixel bits and 3 control bits from the parallel CMOS input interface.

Key Features

  • FlatLink™3G serial interface technology.
  • Compatible with FlatLink3G receivers such as SN65LVDS302.
  • Input supports 24-bit RGB video mode interface.
  • 24-Bit RGB data, 3 control bits, 1 parity bit and 2 reserved bits transmitted over 1, 2 or 3 differential lines.
  • SubLVDS differential voltage levels.
  • Effective data throughput up to 1755 Mbps.
  • Three operating modes to conserve power.
  • Active-mode QVGA 17.4 mW (typ).
  • Activ.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com SN65LVDS301 SLLS681E – FEBRUARY 2006 – REVISESDNO6C5TLOVBDERS2300210 SLLS681E – FEBRUARY 2006 – REVISED OCTOBER 2020 SN65LVDS301 Programmable 27-Bit Parallel-to-Serial Transmitter 1 Features • FlatLink™3G serial interface technology • Compatible with FlatLink3G receivers such as SN65LVDS302 • Input supports 24-bit RGB video mode interface • 24-Bit RGB data, 3 control bits, 1 parity bit and 2 reserved bits transmitted over 1, 2 or 3 differential lines • SubLVDS differential voltage levels • Effective data throughput up to 1755 Mbps • Three operating modes to conserve power – Active-mode QVGA 17.4 mW (typ) – Active-mode VGA 28.8 mW (typ) – Shutdown mode 0.5 μA (typ) – Standby mode 0.5 μA (typ) • Bus swap for increased PCB layout flexibility • 1.