Datasheet4U Logo Datasheet4U.com

SN74ACT1071 - 10-BIT BUS-TERMINATION ARRAY

General Description

This device is designed to terminate bus lines in CMOS systems.

The integrated low-impedance diodes clamp the voltage of undershoots and overshoots caused by line reflections and ensure signal integrity.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74ACT1071D 10-BIT BUS-TERMINATION ARRAY
SN74ACT1073 16-BIT BUS-TERMINATION ARRAY
SN74ACT1073DW 16-BIT BUS-TERMINATION ARRAY
SN74ACT10 TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74ACT10-Q1 TRIPLE 3-INPUT POSITIVE-NAND GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
• Designed to Ensure Defined Voltage Levels on Floating Bus Lines in CMOS Systems • Reduces Undershoot and Overshoot Caused By Line Reflections • Repetitive Peak Forward Current . . . IFRM = 100 mA • Inputs Are TTL-Voltage Compatible • Low Power Consumption (Like CMOS) • ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) • Center-Pin VCC and GND Configuration Minimizes High-Speed Switching Noise SN74ACT1071 10-BIT BUS-TERMINATION ARRAY WITH BUS-HOLD FUNCTION SCAS192 – D3994, MARCH 1992 – REVISED APRIL 1993 D PACKAGE (TOP VIEW) D1 1 D2 2 GND 3 GND 4 D3 5 D4 6 D5 7 14 D10 13 D9 12 D8 11 VCC 10 VCC 9 D7 8 D6 description This device is designed to terminate bus lines in CMOS systems.