Datasheet4U Logo Datasheet4U.com

SN74ACT1071 - 10-BIT BUS-TERMINATION ARRAY

Datasheet Summary

Description

This device is designed to terminate bus lines in CMOS systems.

The integrated low-impedance diodes clamp the voltage of undershoots and overshoots caused by line reflections and ensure signal integrity.

📥 Download Datasheet

Datasheet preview – SN74ACT1071

Datasheet Details

Part number SN74ACT1071
Manufacturer Texas Instruments
File Size 727.76 KB
Description 10-BIT BUS-TERMINATION ARRAY
Datasheet download datasheet SN74ACT1071 Datasheet
Additional preview pages of the SN74ACT1071 datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
• Designed to Ensure Defined Voltage Levels on Floating Bus Lines in CMOS Systems • Reduces Undershoot and Overshoot Caused By Line Reflections • Repetitive Peak Forward Current . . . IFRM = 100 mA • Inputs Are TTL-Voltage Compatible • Low Power Consumption (Like CMOS) • ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) • Center-Pin VCC and GND Configuration Minimizes High-Speed Switching Noise SN74ACT1071 10-BIT BUS-TERMINATION ARRAY WITH BUS-HOLD FUNCTION SCAS192 – D3994, MARCH 1992 – REVISED APRIL 1993 D PACKAGE (TOP VIEW) D1 1 D2 2 GND 3 GND 4 D3 5 D4 6 D5 7 14 D10 13 D9 12 D8 11 VCC 10 VCC 9 D7 8 D6 description This device is designed to terminate bus lines in CMOS systems.
Published: |