Datasheet4U Logo Datasheet4U.com

TMS320TCI6488 - DIGITAL SIGNAL PROCESSOR

This page provides the datasheet information for the TMS320TCI6488, a member of the TMS320TCI6487 DIGITAL SIGNAL PROCESSOR family.

Description

The TMS320C64x+ DSPs (including the TMS320TCI6487/8 device) are the highest-performance communications infrastructure DSP generation in the TMS320C6000™ DSP platform.

Features

  • High-Performance Communications Infrastructure DSP (TCI6487/8).
  • 1-ns Instruction Cycle Time.
  • 1.0-GHz Clock Rate.
  • Eight 32-Bit Instructions/Cycle.
  • Commercial Temperature 0°C to 100°C.
  • 3 TMS320C64x+™ DSP Cores.
  • Dedicated SPLOOP Instructions.
  • Compact Instructions (16-Bit).
  • Exception Handling.
  • TMS320C64x+ Megamodule L1/L2 Memory Architecture.
  • 256 K-Bit (32 K-Byte) L1P Program Cache [Direct Mapped].

📥 Download Datasheet

Datasheet preview – TMS320TCI6488

Datasheet Details

Part number TMS320TCI6488
Manufacturer Texas Instruments
File Size 2.05 MB
Description DIGITAL SIGNAL PROCESSOR
Datasheet download datasheet TMS320TCI6488 Datasheet
Additional preview pages of the TMS320TCI6488 datasheet.
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
www.ti.com TMS320TCI6487 TMS320TCI6488 Communications Infrastructure Digital Signal Processor SPRS358F – APRIL 2007 – REVISED AUGUST 2008 1 Features • High-Performance Communications Infrastructure DSP (TCI6487/8) – 1-ns Instruction Cycle Time – 1.0-GHz Clock Rate – Eight 32-Bit Instructions/Cycle – Commercial Temperature 0°C to 100°C • 3 TMS320C64x+™ DSP Cores – Dedicated SPLOOP Instructions – Compact Instructions (16-Bit) – Exception Handling • TMS320C64x+ Megamodule L1/L2 Memory Architecture – 256 K-Bit (32 K-Byte) L1P Program Cache [Direct Mapped] – 256 K-Bit (32 K-Byte) L1D Data Cache [2-Way Set-Associative] – 24 M-Bit (3072 K-Byte) Total L2 Unified Mapped RAM/Cache [Flexible Allocation] • Configurable at boot-time to 1 MB/ 1 MB/1 MB or 1.5 MB/1 MB/0.
Published: |