74VHCT595-Q100 Datasheet PDF - nexperia 8-bit serial-in/serial-out or parallel-out shift register Specs

74VHCT595-Q100 - 8-bit serial-in/serial-out or parallel-out shift register

This page provides the datasheet information for the 74VHCT595-Q100, a member of the 74VHC595-Q100 8-bit serial-in/serial-out or parallel-out shift register family.

Datasheet Summary

Description

The 74VHC595-Q100; 74VHCT595-Q100 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL).

It is specified in compliance with JEDEC standard No.

7A.

Features

Automotive product qualification in accordance with AEC-Q100 (Grade 1).
Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
Balanced propagation delays.
All inputs have Schmitt-trigger action.
Inputs accept voltages higher than VCC.
Input levels:.
For 74VHC595-Q100: CMOS level.
For 74VHCT595-Q100: TTL level.
ESD protection:.
MIL-STD-883, method 3015 exceeds 2000 V.
HBM JESD22-A114F exceeds.

Datasheet Details

Part number	74VHCT595-Q100
Manufacturer	nexperia
File Size	297.43 KB
Description	8-bit serial-in/serial-out or parallel-out shift register
Datasheet	74VHCT595-Q100 Datasheet
Additional preview pages of the 74VHCT595-Q100 datasheet.

📁 Similar Datasheet

74VHCT540A - Octal Buffer/Line Driver (Fairchild Semiconductor)

74VHCT541 - Octal buffer/line driver (NXP)

74VHCT541-Q100 - Octal buffer/line driver (NXP)

74VHCT541A - Octal Bus Buffer (STMicroelectronics)

74VHCT541A - Octal Buffer/Line Driver (Fairchild Semiconductor)

74VHCT573A - OCTAL D-TYPE LATCH (STMicroelectronics)

74VHCT573A - Octal D-Type Latch (Fairchild Semiconductor)

74VHCT574A - Octal D-Type Flip-Flop (STMicroelectronics)

74VHCT574A - Octal D-Type Flip-Flop (Fairchild Semiconductor)

74VHCT00A - QUAD 2-INPUT NAND GATE (STMicroelectronics)

Full PDF Text Transcription

Click to expand full text

74VHC595-Q100; 74VHCT595-Q100 8-bit serial-in/serial-out or parallel-out shift register with output latches Rev. 2 — 25 June 2020 Product data sheet 1. General description The 74VHC595-Q100; 74VHCT595-Q100 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7A. The 74VHC595-Q100; 74VHCT595-Q100 are 8-stage serial shift registers with a storage register and 3-state outputs. The shift registers have separate clocks. Data is shifted on the positive-going transitions of the shift register clock input (SHCP). The data in each register is transferred to the storage register on a positive-going transition of the storage register clock input (STCP).

Published: Jul 29, 2019 |