Datasheet4U Logo Datasheet4U.com

74VHCT595 - 8-bit serial-in/serial-out or parallel-out shift register

This page provides the datasheet information for the 74VHCT595, a member of the 74VHC595 8-bit serial-in/serial-out or parallel-out shift register family.

Datasheet Summary

Description

The 74VHC595; 74VHCT595 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL).

It is specified in compliance with JEDEC standard No.

7A.

Features

  • Balanced propagation delays.
  • All inputs have Schmitt-trigger action.
  • Inputs accept voltages higher than VCC.
  • Input levels:.
  • For 74VHC595: CMOS level.
  • For 74VHCT595: TTL level.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000 V.
  • Multiple package options.
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C 3.

📥 Download Datasheet

Datasheet preview – 74VHCT595

Datasheet Details

Part number 74VHCT595
Manufacturer nexperia
File Size 297.58 KB
Description 8-bit serial-in/serial-out or parallel-out shift register
Datasheet download datasheet 74VHCT595 Datasheet
Additional preview pages of the 74VHCT595 datasheet.
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74VHC595; 74VHCT595 8-bit serial-in/serial-out or parallel-out shift register with output latches Rev. 3 — 25 June 2020 Product data sheet 1. General description The 74VHC595; 74VHCT595 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7A. The 74VHC595; 74VHCT595 are 8-stage serial shift registers with a storage register and 3-state outputs. The shift registers have separate clocks. Data is shifted on the positive-going transitions of the shift register clock input (SHCP). The data in each register is transferred to the storage register on a positive-going transition of the storage register clock input (STCP).
Published: |