CI-MCP Specification 16GB eNAND (x8) + 16Gb LPDDR3 (x32) This document is a general product description and is subject to change without notice. SK h

CI-MCP Specification 16GB eNAND (x8) + 16Gb LPDDR3 (x32) This document is a general product description and is subject to change without notice. SK h

APW8868C DDR2 AND DDR3/DDR3L SYNCHRONOUS BUCK CONTROLLER WITH 1.5A LDO SUPPORT LOW IQ Features Buck Controller (VDDQ)  High Input Voltages Range fr

APW8868B DDR2 AND DDR3/DDR3L SYNCHRONOUS BUCK CONTROLLER WITH 1.5A LDO SUPPORT LOW IQ & DROOP Features Buck Controller (VDDQ) • High Input Voltages

APW8861 DDR3 AND DDR4 SYNCHRONOUS BUCK CONTVERTER WITH 1.5A LDO Features General Description Buck Controller (VDDQ) • High Input Voltages Range fr

APW8863 DDR3 AND DDR4 SYNCHRONOUS BUCK CONTVERTER WITH 1.5A LDO Features General Description Buck Controller (VDDQ) • High Input Voltages Range fr

4Gb: x4, x8, x16 DDR3 SDRAM Features DDR3 SDRAM (TBD)1024M4 – 128 Meg x 4 x 8 Banks (TBD)512M8 – 64 Meg x 8 x 8 Banks (IMD256M16R30HG8GNF-125/107)256M

4Gb: x4, x8, x16 DDR3L SDRAM Description DDR3L SDRAM MT41K1G4 – 128 Meg x 4 x 8 banks MT41K512M8 – 64 Meg x 8 x 8 banks MT41K256M16 – 32 Meg x 16 x 8

4Gb: x4, x8, x16 DDR3 SDRAM Features DDR3 SDRAM MT41J1G4 – 128 Meg x 4 x 8 banks MT41J512M8 – 64 Meg x 8 x 8 banks MT41J256M16 – 32 Meg x 16 x 8 bank

TECHNOLOGY DDR3 SDRAM Memory Specifications D2516EC4BXGGB 4G bits DDR3L SDRAM (256M words x 16 bits) Document No. 4806841-001.A00 06/10/13 Page 1

Sep. 2020 SCB13H4Gxx0AF 4Gbit DDR3L SDRAM EU RoHS Compliant Products Data Sheet Rev. G Data Sheet SCB13H4Gxx0AF 4-Gbit DDR3L SDRAM Revision History

ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0

4Gb: x4, x8, x16 DDR3 SDRAM Features DDR3 SDRAM (TBD)1024M4 – 128 Meg x 4 x 8 Banks (TBD)512M8 – 64 Meg x 8 x 8 Banks (IMD256M16R30HG8GNF-125/107)256M

DDR3-4Gb E-Die NT5CB(C)512M8EQ/NT5CB(C)256M16ER Commercial and Industrial DDR3(L) 4Gb SDRAM Features  Basis DDR3 Compliant - 8n Prefetch Architect

ESMT DDR3(L) SDRAM Feature  Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3(L

ESMT DDR3(L) SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  JEDEC DDR3(L

www.DataSheet4U.com 240pin DDR3 SDRAM Unbuffered DIMMs DDR3 SDRAM Unbuffered DIMMs Based on 1Gb A version HMT164U6AFP(R)6C HMT112U6AFP(R)8C HMT112U7

ESMT DDR3(L) SDRAM Feature  Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3(L

4Gb DDR3L – AS4C256M16D3L Revision History AS4C256M16D3L - 96-ball FBGA PACKAGE Revision Rev 1.0 Rev 2.0 Details Preliminary datasheet Added Backw

ESMT DDR3(L) SDRAM Feature  Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3(L