HCT10 Datasheet | Specifications & PDF Download

w w a D . w S a t e e h U 4 t m o .c w w .D w t a S a e h U 4 t e .c m o w w w .D a S a t e e h U 4 t m o .c

(25 views)

CDx4HCT10 Triple 3-Input NAND Gates CD74HCT10, CD54HCT10 SCHS404 – JUNE 2020 1 Features • LSTTL input logic compatible – VIL(max) = 0.8 V, VIH(min)

(23 views)

CDx4HCT10 Triple 3-Input NAND Gates CD74HCT10, CD54HCT10 SCHS404 – JUNE 2020 1 Features • LSTTL input logic compatible – VIL(max) = 0.8 V, VIH(min)

(18 views)

Data sheet acquired from Harris Semiconductor SCHS139D March 1998 - Revised October 2003 CD54HC107, CD74HC107, CD74HCT107 Dual J-K Flip-Flop with Res

(17 views)

CDx4HCT10 Triple 3-Input NAND Gates CD74HCT10, CD54HCT10 SCHS404 – JUNE 2020 1 Features • LSTTL input logic compatible – VIL(max) = 0.8 V, VIH(min)

(17 views)

www.DataSheet4U.com www.DataSheet4U.com

(16 views)

TECHNICAL DATA KK74HCT109A Dual J-K Flip-Flop with set and Reset High-Performance Silicon-Gate CMOS The KK74HCT109A is identical in pinout to the LS/

(16 views)

Data sheet acquired from Harris Semiconductor SCHS140E March 1998 - Revised October 2003 CD54HC109, CD74HC109, CD54HCT109, CD74HCT109 Dual J-K Flip-F

(16 views)

Data sheet acquired from Harris Semiconductor SCHS140E March 1998 - Revised October 2003 CD54HC109, CD74HC109, CD54HCT109, CD74HCT109 Dual J-K Flip-F

(16 views)

CDx4HCT10 Triple 3-Input NAND Gates CD74HCT10, CD54HCT10 SCHS404 – JUNE 2020 1 Features • LSTTL input logic compatible – VIL(max) = 0.8 V, VIH(min)

(16 views)

SL74HCT10 Triple 3-Input NAND Gate High-Performance Silicon-Gate CMOS The SL74HCT10 is identical in pinout to the LS/ALS10. The SL74HCT10 may be used

(14 views)

w w a D . w S a t e e h U 4 t m o .c w w .D w t a S a e h U 4 t e .c m o w w w .D a S a t e e h U 4 t m o .c

(14 views)

CDx4HCT10 Triple 3-Input NAND Gates CD74HCT10, CD54HCT10 SCHS404 – JUNE 2020 1 Features • LSTTL input logic compatible – VIL(max) = 0.8 V, VIH(min)

(14 views)

M74HCT10 TRIPLE 3-INPUT NAND GATE s HIGH SPEED: tPD = 14ns (TYP.) at VCC = 4.5V LOW POWER DISSIPATION: ICC = 1µA(MAX.) at TA=25°C COMPATIBLE WITH TTL

(12 views)

w w a D . w S a t e e h U 4 t m o .c w w .D w t a S a e h U 4 t e .c m o w w w .D a S a t e e h U 4 t m o .c

(12 views)

TECHNICAL DATA KK74HCT10A Triple 3-Input NAND Gate High-Performance Silicon-Gate CMOS The KK74HCT10A is identical in pinout to the LS/ALS10. The KK7

(12 views)

74HC107; 74HCT107 Dual JK flip-flop with reset; negative-edge trigger Rev. 7 — 20 February 2024 Product data sheet 1. General description The 74HC

(10 views)

M54HCT10 M74HCT10 TRIPLE 3-INPUT NAND GATE . . . . . . . HIGH SPEED tPD = 11 ns (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA =

(9 views)

74HC10; 74HCT10 Triple 3-input NAND gate Rev. 4 — 8 January 2021 Product data sheet 1. General description The 74HC10; 74HCT10 is a triple 3-input N

(9 views)

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06

(6 views)